# Manual eResources Web Of Science





#### UNIVERSITI TEKNOLOGI MARA

#### | Perpustakaan | Tun Abdul Razak

### Guide 1





From the library portal website there are three categories namely Our Collections, Our Services and Opening Hours.



Click 'Our collections' to access eResources Online Database





Perpustakaan Tun Abdul Razak







Tun Abdul Razak

#### In the Digital Collections view, Click Online Database to access the Online Database.

User can access Web of Science (WoS) either by alphabet or by format or by subject.

Clarivate

### Guide 3

#### Web of Science

Search	Tools 👻 Searches and alerts 👻	Search History Marked List		
Results: 36,602 (from Web of Science Core Collection)	Sort by: Date ↓ Times Cited Usage Count Relevance More ▼			
You searched for: TOPIC: (engineer ing resources)More	Select Page Add to Marked List	Citation Report feature not		
Create an alert	1. A Resource and Performance Optimization Reduction Circuit on FPGAs	Times Cited: 0 (from Web of Science Core		
Refine Results	IEEE TRANSACTIONS ON PARALLEL AND DISTRIBUTED SYSTEMS Volume: 32 ssue: 2 Pages: 355-366 Published: FEB 1 2021	Collection) Usage Count ~		
Search within results for Q	Full Text from Publisher     View Abstract ▼			
Filter results by:	2       Sort by: Date IF       Times Cited       Usage Count       Relevance       More ▼       ▲	<b>Times Cited: 0</b> (from Web of Science Core Collection)		
Refine	Pages: 631-646       Published: JAN 2021         Full Text from Publisher       View Abstract ▼	Usage Count 🗸		
Publication Years				





Perpustakaan Tun Abdul Razak

- Click on the title
- User can Download Full text or view Abstract
- Click on Full Text from Publisher to get the pdf full text.
  - Note: The pdf full text is available if it is subscribed by the library

### Guide 4







Tun Abdul Razak



### Guide 5

R

esource and Performance Optimization Reduction Circuit on FPGA	ls 1	/ 12	¢	Ŧ	ē
	EEE TRANSACTIONS ON PARALLEL AND DISTRIBUTED SYSTEMS, VOL. 32, 1	ND. 2, FEBRUARY 2021 355			
	A Resource and Perfo	ormance Optimization			
	Deduction Cire				
	Reduction Circ	cuit on FPGAS			
	Linhuai Tang <sup>0</sup> , Gang Cai <sup>0</sup> , Y	ong Zheng, and Jiamin Chen <sup>©</sup>			
	Abstract—Reduce is a fundamental computing pattern, which is w For example, accumulation, the most common example of reduce p multiplication, and finite impute response (FIR) filter. However, the implementation of the reduce pattern. To solve this problem, we pre arbitrary-length sets. The performance of the proposed method is a Moreover, to quickly differentiate the data of different sets in the red data. We implement the design on FPGAs and present the experim low resource consumption can achieve at least 1.59 times improver Index Terms—Pipelined processors, vector reduction, accumulato	idely involved in scientific and engineering applications. sattern, is the core of applications such as dot product, matrix tre is a trade-off between performance and area in the hardware opose an optimized reduction method that can handle multiple valuated for both a single data set and numerous data sets. Juction circuit, individual modules are designed to manage the tential results. The proposed design with high performance and ment on area-time product compared with the reported methods. In field programmable gate arrays			
	1.0				
	1 INTRODUCTION A 5 THE pace of Moore's law slows down and the problem of power walls becomes serious, people are paying more attention to energy-efficient chips such as field-programma- ble gate arrays (FPGAs). Application-specific integrated cir- cuits (ASICs) have high energy efficiency comparing to the general-purpose computing chips, but the expensive high non-programmable feature limit their applications. The flexi- bility provided by programmable look-up tables and inter- connects help FPGAs reduce NRE costs. In addition to flexibility, energy efficiency is another factor making FPGAs a widely applicable solution in computing systems. Due to the highly reconfigurable attribute and excellent energy effi- ciency, business companies like Microsoft [1], [2] and Baidu [3], [4] employ FPGAs as the accelerators in data centers. Besides, FPGAs have a wide range of applications, such as image processing [5], scientific computing [6], personal assis- tant system [7], and machine learning [8]. Reduce pattern is fundamental and widespread in the application of FPGA. Reduce pattern uses an associative and commutative combiner function to combine all the elements of a collection and generates a single value, the most common example of which is an accumulation. The vast majority of the applications of FPGAs have a reduce pattern, such as sci- entific computing, signal process, machine learning, etc. For • The authors are with the Arenspace Information Research Institute, <i>Clinese Academy of Sciences, Beijing 10094</i> , <i>Clina, and also with</i>	example, when using FPGA to execute matrix multiplication, there are a large number of operations that reduce two vec- tors to a single value. Besides, reduce patterns are also pres- ent in some FPGA high-level synthesis tools [9], [10]. The reduction circuit, which is of high portability, is crucial to efficiently implement the reduce pattern on FPGAs, espe- cially when the data are floating-point numbers. For example, Fig. 1 gives different codes and circuits to solve the accumula- tion problem, where the adders are deeply pipelined. Fig. 1 shows the sequentially executing scheme and its two working modes. Mode 1 is to add in order, which will consume a lot of clock cycles. Mode 2 disrupts the order of addition, and it uses fewer clock cycles than mode 1. But it can only reduce a data set into $p + 1$ partial results, where $p$ is the number of pipeline stages of the adder. To improve performance, we can combine mode 1 and mode 2. However, both the two modes can only handle a single set at a time. As shown in mode 2, in the 5th clock cycle, the circuit must pause the input of set $a[1]$ and wait for set $a[0]$ to use mode 1 to obtain the final result. Otherwise, calculation errors will occur. In Fig. 1b, the inner loop employing loop unrolling can be computed by a binary tree. However, it consumes a vast area when $n$ is large. The strategies in Figs. 1a and 1b have a trade-off problem in area and performance. To tackle it, we partially unroll the inner loop to keep the small area and maintain the high perfor- mance, showing in Fig. 1c. There are two steps in partially unrolling: strip mining is employed to decrease the problem size to <i>B</i> , and then loop unrolling is applied to the inner loop However, the controller is subject to parameter <i>B</i> , which leads to limitations in reusability. To solve this problem, we use the			4
	Chinese Academy of Sciences, Beijing 100094, China, and also with the School of Electronic, Electrical and Communication Engineering, Uningering of Chinese Academy of Sciences, Beijing 100040, China	to limitations in reusability. To solve this problem, we use the reduction circuit to decouple the relationship between B and			+
	Ennoversity of Linnese Academy of Sciences, Beijing 100045, Ullila. E-mail: [langlinhuai16, zhengyong17]@mails.ucas.ac.en, caig@mail.ie. ac.en, chenjim@aircas.ac.en.	controller, as shown in Fig. 1d. For different B, we can gener- ate a binary tree with the corresponding size, and the reduc-			
	Manuscript reviewed 29 May 2020; revised 19 Aug. 2020; accepted 25 Aug. 2020. Date of publication 28 Aug. 2020; date of current version 7 Sept. 2020. (Corresponding authors: Gang Cai and Jiamin Chen.)	tion circuit can be reused as IP. Therefore, a reduction circuit that has a small area and high performance is demanded. Besides the area performance tradeoff problem illustration of the second seco			-
	Recommended for acceptance by P. Balaji. Digital Object Identifier no. 10.1109/TPDS.2020.3020117	trated above, another vital design challenge in the reduction			
	1045-9219 © 2020 IEEE. Personal use is permitted, to See https://www.ieee.org/bublications	ul republication/redistribution requires IEEE permission. Irights/index.html for more information.			



Perpustakaan Tun Abdul Razak

# User can download or print the article

# CONTACT PERSON

### For enquiries on online database searching and access:



Chat with Librarian: <u>https://ptar.uitm.edu.my/libchat/</u>



Link to Online Database: http://gr.library.uitm.edu.my/onlinedb

Link to Web of Science http://apps.webofknowledge.com.ezaccess.library.uitm.edu.my/W OS\_GeneralSearch\_input.do?product=WOS&search\_mode=Gen eralSearch&SID=C4RNMJoOgjDVpUJSVm1&preferencesSaved=



